### Tracker Upgrades for Super-LHC Phil Allport 19/10/08

- Introduction
  - **Current ATLAS and CMS Trackers**
- Upgrade Layout and Occupancy
- Upgrade Radiation Issues
- Mechanics, Services and Material

### Conclusions

Thanks due to Jordan Nash, Geoff Hall and Mark Raymond of CMS, Chris Parkes and Themis Bowcock of LHCb and numerous colleagues in ATLAS and RD50

### Introduction

To keep ATLAS or CMS running beyond ~10 years the trackers will have to go. (Current trackers designed to survive up to 700 fb<sup>-1</sup>  $\approx$  10Mrad in strip detectors For the luminosity-upgrade the new trackers will have to cope with:

- much higher integrated doses (need to plan for 6000fb<sup>-1</sup>)
- much higher occupancy levels (up to 400 collisions per BCO)
- Installation inside an existing 4π experiment



Budgets are likely to be such that replacement trackers, while needing higher performance to cope with the extreme environment, cannot cost more than the ones they replace

**To install a new tracker in 2017, major R&D effort already required.** (Note the ATLAS Tracker TDR April 1997; CMS Tracker TDR April 1998)

## **CMS: The Compact Muon Solenoid**



### **CMS Tracker Installation**







PSD8

Dr Freya Blekman, Laboratory for Elementary Particle Physics





The state of



Toroid Magnets Solenoid Magnet SCT Tracker Pixel Detector TRT Tracker

### ATLAS SCT (61m<sup>2</sup> of silicon microstrips)

Sept. 2005: outer layer in thermal enclosure



Dec. 2006: inner layer insertion



Single cylinder tests



## **LHC Luminosity Upgrade Plans**

Normal Ramp

			that ~	Annual	Total
	VIA ANTRAJIA		Peak Lumi	Integrated	Integrated
12 —		Year	(x 10 <sup>34</sup> )	(fb <sup>-1</sup> )	(fb <sup>-1</sup> )
10		2009	0.1	6	6
10		2010	0.2	<b>12</b>	18
8 -		2011	0.5	30	48
		2012	1	60	108
6 —	Normal Ramp	2013	1.5	90	198
	No phase II	2014	2	120	318
4 —		2015	2.5	150	468
2		2016	3	180	648
2		2017	3	0	648
0		2018	5	300	948
	202 202 202 202 202 202 201 201 201 201	2019	8	420	1428
C.	ν 4 ω γ 4 Ο 0 α Γ δ τ 4 ω γ 4 Ο 0	2020	10	540	2028
	Note that the table assumes	2021	10	600	2628
	$= -60 \text{ fb} \left[ 2 \pm 1034 \text{ gms}^2 \text{ starting ships} \right]$	2022	10	600	3228
	$L=60$ fb $at 1 \times 10^{-5}$ cm $-5^{-5}$ but it machine	2023	10	600	3828
	works well we could get L=100 fb <sup>-1</sup> /year at	2024	10	600	4428
	1×10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> in 2012	2025	10	600	5028
			141 3		

Garoby LHCC July 1, 2008

### **CMS Planning for Upgrade Project**

The SLHC planning assumption

 Phase I to 2 x 10<sup>34</sup> around 2013
 Phase II to 10<sup>35</sup> incrementally from ~2017

Developing and building a new tracker (for Phase II) requires ~10 years

- 5 years R&D
- 2 years Qualification
- 3 years Construction
- 6 months Installation and Ready for Commissioning
- NB even this is aggressive
  - System design and attention to QA are important considerations from a very early stage
  - Cost was a driver for LHC detectors from day one

## **CMS Planning for Upgrade Project**



### **ATLAS Planning for Upgrade Project**

12

10

**After collaboration meetings** nd workshops at Genoa, Liverpool and Valencia, the **TLAS Collaboration has** lefined a programme for the Luminosity Upgraded LHC.

#### ATLAS Upgrade Organisation







**ATLAS** has defined an overall management structure for the Upgrade programme with an Upgrade Steering Group answering directly to the ATLAS **Executive Board and sitting at the same** level as ATLAS Technical Coordination. **Below this sits the Upgrade Project Office** with individual research ad development programmes reporting to it.

#### **Milestones**

- Project TDR: June 2011
- Project start: January 2012
- LP-SPL commissioning: mid-2015
- PS2 commissioning: mid-2016
- SPS commissioning: May 2017
  - Beam for physics: July 2017



### **CMS Silicon Tracker Largest Ever Built**



### **Current CMS Tracker System**

- Two main sub-systems: Silicon Strip Tracker and Pixels
  - pixels quickly removable for beam-pipe bake-out or replacement

	Microstrip tracker	Pixels	
	~210 m <sup>2</sup> of silicon, 9.3M channels	~1 m <sup>2</sup> of silicon, 66M channels	
NH-L	73k APV25s, 38k optical links, 440 FEDs	16k ROCs, 2k olinks, 40 FEDs	
A How	27 module types	8 module types	
	~34kW	~3.6kW (post-rad)	
	Cables and services		
,0. /	3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 1.3 1.4 1.5 1.8		



10cm

### **Current ATLAS Inner Tracker Layout**



5 cm < r < 15 cm

30 cm < r < 51 cm

55 cm < r < 105 cm

#### xels (50 $\mu$ m × 400 $\mu$ m): 3 barrels, 2×3 disks

- Pattern recognition in high occupancy region
- mpact parameter resolution (in 3d)
- diation hard technology: n<sup>+</sup>-in-n Silicon technology, operated at -6°C

#### rips (80 $\mu$ m × 12 cm) (small stereo angle): "SCT" 4 barrels, 2×9 disks

- attern recognition
- nomentum resolution
- strips in n-type silicon, operated at -7°C

#### RT 4mm diameter straw drift tubes: barrel + wheels

Additional pattern recognition by having many hits (~36) Standalone electron id. from transition radiation



## **Current SCT ATLAS Module Designs**

### ATLAS Tracker Based on Barrel and Disc Supports



Effectively two styles of double-sided modules (2×6cm long





Barrel Modules (Hybrid bridge above sensors) Forward Modules (Hybrid at module end)

# **ATLAS Tracker Upgrade Module Concep**



### **Double-sided Module Option**

- Chip size 0.3mm x 7.5mm x 7.2mm
- Width of Hybrid 25mm

Y. Unno (KEK)



## **ATLAS Tracker Upgrade Layout**



### **ATLAS SLHC Tracker Layout Simulation**

#### <u>Strawman-08 4+3+2</u>

Pixel Tracker Layers:	r = 3–5cm, 12cm, 18cm, 27cm	$z = \pm 40 cm$
Short Strip (2.4 cm) µ-strips (stereo layers):	r = 38cm, 49cm, 60cm	$z = \pm 120 cm$
Long Strip (9.6 cm) µ-strips (stereo layers):	r = 75cm, 95cm	$z = \pm 120$ cm



## **ATLAS Radiation Fluence Simulation**

FLUKA2006 Monte Carlo used to set detector radiation hardness requirements and define moderator design

Also to achieve full luminosity, additional magnets may need to be placed within the experiment.





Implications studied for radiation field could be ×2 without extra moderator

A major requirement for progress is cross-checking with dose measurements once the LHC starts, and then retuning the models

1 MeV neutron equivalent fluence



### **TLAS Microstrip Sensor Radiation Studie**



### **TLAS Microstrip Sensor Radiation Studie**





## **Motivations for P-type**

Starting with a p<sup>-</sup>-type substrate offers the advantages of single-sided processing while keeping n<sup>+</sup>-side read-out:

- Processing Costs (~50% cheaper).
- Greater potential choice of suppliers.
- High fields always on the same side.
- Easy of handling during testing.
- No delicate back-side implanted structures to be considered in module design or mechanical assembly.
- So far, capacitively coupled, polysilicon biased p-type devices fabricated to ATLAS provided mask designs by:
- Micron Semiconductor (UK) Ltd (existing ATLAS barrel: 6cm×6cm and RD50 miniatures: 1cm ×1cm),
- CNM Barcelona (RD50 miniatures: 1cm×1cm),
- ITC Trento (RD50 miniatures: 1cm×1cm)
- Hamamatsu Photonics HPK (1cm×1cm and 10cm×10cm Full ATLAS prototypes)



# **Microstrip Sensor Testing**

Miniature sensors B1-B24:

PO



Interstrip resistance, capacitance and breakdown characteristics have been studies on miniature detectors representing 6 different detailed designs for the n-implant interstrip isolation





3 large area sensors have been delivered to and all 5120 strips capacitors tested to 100V → Total strip yield >99%

Each sensor has 4 rows for 1280 strips at 74.5µm pitch

3 different processing runs are ordered with p-spray only, p-implant only and both as n-strip isolation technologies

# **ATLAS Microstrip ASIC Design**

Front-End	Optimised for short strip but power tuning capability for long strips	27mA/chip (tuneable) ✓ 750enc (2.5cm strips) Final S/N > 10 ✓
Back-End	Main change in DCL block to 80MHz	92-96mA/chip at 2.5V nominal
Powering	2 integrated shunt regulators schemes	Current limiting option to impose uniformity
Floor Plan	Width to allow direct bonding to sensors	7.5mm by 7.7mm
Data Buffering	Pipeline and derandomizer implemented	
Submission	June 2008 (IBM 0.25µm)	Just delivered, and diced chips due this week

## **ATLAS Pixel Upgrade Programme**

- Design of a new Front-End chip (FE-I4) for smaller pixel dimensions
- B-layer replacement
- → an intermediate step towards the full upgrade. Performance improvements for the detector (issues more related to FE chip):
  - Reduce radius → Improve radiation hardness planar , 3D sensors, diamond, gas, …?) Reduce pixel cell size and architecture related dead time
    - $(\rightarrow deign FE using 0.13 \ \mu m 8 metal CMOS)$
  - Reduce material budget of the b-layer
  - $(\sim 3\% X_0 \rightarrow 2.0 2.5\% X_0)$
  - increase the module live fraction
  - $(\rightarrow \text{ increase chip size, } > 12 \times 14 \text{ mm}^2)$ .

LBNL (2007) Pixel Array prototype. 21×40 Pixel cells. 0.13µm CMOS

Statement of the local division of the local	明治 计按照相关	THEFT AND A DESCRIPTION OF	LINE 1791 1112 1181	LALENAL LARGES	1009003 1009003	1.5.1 (1.2.1)
	2012 1012023	AND ADDRESS AND ADDRESS ADDRES	A18/2 27/201 10/12 22/201	《非法方法》 法非法方法	illigated interies	
	614-10-014	*****	5180 218 ( 1995 248)	14年4月21日11日1日日日日日日日日日日日日日日日日日日日日日日日日日日日日日日日	19-52-11 19-52-11	120 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C
and the second se	·····································	THE SHEET PROPERTY.	FIEW MENT ROOF STREET	· · · · · · · · · · · · · · · · · · ·	10023021 10023021	1 2 () () 2 ( ) ( ) ( ) ( ) ( ) ( ) ( ) (
	111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		182 231 235 236	AND A PARTY AND A PARTY AND A	10000011000001	
	1224 1211 2024	RIELE SCHOOL STRUCTURES	REAL PROPERTY AND ADDRESS	2012/07/21 10/2012/2012	KIND THE A COLUMN	1 5 7 10 20 10 10 10 10 10 10 10 10 10 10 10 10 10
	计算道(正确的算法语言	References and a second pro-	Rent Single and States	2422 1911 2491 128	10022244 10022244	A STATISTICS IN CONTRACTOR
the state of the s	A11 - 10A11	104211 14442	120.021 10.62120	14162121 1422253	144532111145321	122221
	1010 20104011	102121 10218	1000000 000000	THE REPORT OF LAND	12 20 21 12 20 11	
	141 CARDES	141-154-1 140-1414		2422 7740 12 19 216 2	1007 1001 1007 1004	
	2383 138912383	Repairing a second second	AND THE REPORT OF	"我们们的是什么你的好的事情	10122514 1022324	L AND REAL PROPERTY AND INCOME.
	123.001103	14 2 2 2 4 4 2 2 2 2 2	100 201 202 202 202 202 202	114 12 12 12 12 12 12 12 12 12 12 12 12 12	11031014 1103101	1010000
	1111 - 2114 B	States and States	120 HER 020 - 020	이 같은 신문이 가 같다 신문권	12 11 11 12 11 11	
	Sector Sector stars	Fiberera Fibertiko	BERTS PLEASE DEPARTMENT	STREET STREET, STREET STREET,	Provident a sub-sector	A CONTRACTOR OF THE OWNER.
	lander internet		And the second second second	100000000000000000000000000000000000000	TRADE CONTRACTOR	STREET, STREET
	1 Banada Banada			and a second of the second second		
	And inclusion of the					STATES OF THE OWNER.
199	1		The loss The loss The	The Design of the local division of the loca		and the second se
100	s ist 25 🚣 🚇	초초초초초		8834488		

Main Parameter	Value	Unit
Pixel size	50 x 250	$\mu m^2$
Input	DC-coupled negative polarity	
Normal pixel input capacitance range	300÷500	fF
In-time threshold (with 20ns gate	4000	e
Two-hit time resolution	400	ns
DC leakage current tolerance	100	nA
Single channel ENC ( sigma (400fF)	300	e
Tuned threshold dispersion	100	e
Analog supply current/pixel @400fF	10	μA
Radiation tolerance	200	MRad
Acquisition mode	Data driven with time stamp	A
Time stamp precision	8	bits
Single chip data output rate	160	Mb/s

FE-I4 (B-layer Replacement) Specifications: main parameters

### **3D Silicon Sensors**

- Array of electrode columns passing through substrate
  - Electrode spacing << wafer thickness (e.g. 30µm:300µm)
- Benefits

•

- V<sub>depletion</sub> α (Electrode spacing)<sup>2</sup>
- Collection time α Electrode spacing
- Reduced charge sharing
- More complicated fabrication micromachining
  - Reduced efficiency in columns
- More columns per pixel increases capacitance



#### Harris Kagan (presented at Position Sensitive Detector Conference 08, Glasgov

Radiation Hardness Comparison

Signal/2x In-time Threshold (from H. Sadrozinski Jun08 ATLAS talk):



#### Need to optimize FEE

**Marginal performance for innermost Pixel Layer** <u>With current FE threshold limitations, innermost pixels could need frequent replacement</u> Further possibilities? Gas (*eg* Gossip), others?

8 Int'l Conf. on PSD 2008 Sept 4, 2008, Glasgow, Scotland

Radiation Hardness Studies of Polycrystalline & Single-crystal Chemical Vapor Deposition Diamond for High Luminosity Tracking Detectors (page 23) Harris Kagan Ohio State University

## **CMS Tracking at the Super-LHC**

- Pixel Upgrade: 3 layers (4 layer option) 3 disk in each endcap
- Detector technology
  - Single sided n-on-p sensors (more rad-hard) instead of n-on-n (fallback)
  - Evaluating **3D sensors** industrialization for innermost layer at 4 cm.
- Readout Chip
  - Double buffer size (in 250 nm CMOS extra 0.8 mm needed for chip periphery)
  - Further gains possible with 130 nm CMOS but R&D needed
- Layout, mechanical assembly, and cooling (aim at material reduction of about a factor of 3 in barrel and 2 in forward)
  - C0<sub>2</sub> cooling (as in VELO for LHCb)
  - Low mass module construction and simplified thermal interfaces
  - Further material reduction to be acheived with on module digitization



- The trigger/DAQ system of CMS will require an upgrade to cope with the higher occupancies and data rates at SLHC
- One of the key issues for CMS is the requirement to include some element of tracking in the Level 1 Trigger
  - One example: There may not be enough rejection power using the muon and calorimeter triggers to handle the higher luminosity conditions at SLHC
- Adding tracking information at Level 1 gives the ability to adjust P<sub>⊤</sub> thresholds
- Single electron trigger rate also suffers
  - Isolation criteria are insufficient to reduce rate at  $L = 10^{35}$  cm<sup>-2</sup>.s<sup>-1</sup>

# **CMS Phase II – Tracking Trigger**



### **CMS Triggering**

MS can't keep trigger rate at 100 kHz at SLHC without P<sub>T</sub> information from tracker major new feature for CMS tracker - ideas how to do it are still developing **urrent assumption is that there will probably be dedicated PT layers, providing prompt trigger informatio** 

i.e. different from more conventional, triggered pipeline chip, layers everal ideas for triggering layers summarised here



### **Triggering Possible Approaches**

#### Stacked tracking

correlate hits from tracks in closely spaced layers high PT track passes through pixels directly above each other needs separate chip to perform correlation

#### **Cluster width discrimination**

high PT track -> narrow cluster width

basic concepts clear but need to understand issues associated with practical implementations

(e.g. power, construction, cost, ...)



Stacked Tracking for CMS at Super-LHC, *J.Jones et al,* 12<sup>th</sup> LHC Workshop, 2006

4 25

6

h

|8-8| = 0 ≤ 1, pass |8-9| = 1 ≤ 1, pass

|3-1| = 2 > 1, fail

### **Possible P<sub>T</sub> Module for Inner Layer**



http://indico.cern.ch/getFile.py/access?contribId=15&sessionId=2&resId=1&materiaIId=slides&confId=36581

### Pt - Trigger for TOB Layers

50mm strips **R** Horisberger\* **Two-In-One Design** W Erdmann bond stacked upper and lowe 2mm sensor channels to adjacen channels on same ASI no interlayer communication no extra correlation chi just simple logic on readout chip, looking at hits (from 2 layers) on adjacent channel 2 x DC coupled Strip detectors SS, 100µ pitch ~8CHF/cm<sup>2</sup> Strip Read Out Chip wire  $2 \times 100 \mu$  pitch with bonds on-chip correlator 2mm Hybrid spacer track angular resolution ~20mrad 1mm  $\rightarrow$  good P<sub>t</sub> resolution 35

http://indico.cern.ch/getFile.py/access?contribId=3&sessionId=0&resId=0&materialId=0&confId=36580

W.E. / R.H.

### **Material in Existing Trackers: ATLAS**



### **Material in Existing Trackers: CMS**



## **CMS Tracker Services**

- Major constraint on upgraded system
  - Complex, congested routes
  - Heat load of cables must
     be removed -×
    - $P_{cable} = R_{cable} (P_{FE}/V_s)^2$
  - Cable voltage drops
     exceed ASIC supply
     voltages
    - limited tolerance

to voltage excursions <u>It will probably be impossible to replace</u> <u>cables and cooling for SLHC</u>

 $P_{FE} \approx 33 kW I = 15,500 A P_{S} = 300 kV A$ 

Geoff Hall

Vertex 2008

+7

Installation of services was one of the most difficult jobs to complete CMS

-Z

+Χ

### **Powering Schemes to Reduce Number of Cables**

V<sub>ABC-N</sub> = 2.5 V; I<sub>Hybrid</sub> = 2.4 A; 20 hybrids. Low V + High I → I<sup>2</sup>R losses in cables (Want power transmission at High V + Low I)

Serial Powering: n=20;  $I_H = I_{PS} = 2.4 \text{ A}$ ;  $V_{PS} = nV_{ABC-N} = 50 \text{ V}$ 

Also saves factor ~8 in power cables/length over SCT

Need detailed studies of failure modes and recovery



**C-DC Conversion :** n=20; g=20;  $I_{PS}=n/g I_{H}=2.4A$ ;  $V_{PS}=gV_{ABC-N}=50^{\circ}$ arallel powering also saves factor ~8 in power cables as for Serial Powering Issues with switched capacitors (noise?) and need for custom design to get large g Independent powering with DC-DC costs too many cables)

### **ATLAS Serial Powering Results**



Figure 39. Six module (5 sensors; 6 hybrids) stave with serial powering built in the UK. Another version stave was build at LBNL.



Figure 40. Ceramic hybrid (LBNL) with six ABCD Chips and Serial Powering Circuitry.



Module Stave Comparison of mmon and separated HV All studies using serial powering and multi-

drop LVDS now give results consistent with individual hybrid/module powering

**PO** 

 $4 V \times 30 \text{ hybrids} = 120 V (0.8 \text{ A})$ 

Upgrade

6 SCT module noise studies





**30 Hybrid LBL Test Stave** 

### **Material Needed to get Heat to Cooling**

(FEA with coolant to tube wall heat transfer and silicon self-heating effects)



# Impact of Hybrid Material on Current Silicon Tracker Pigtai





## **Double-sided Module Material Estimates**

lew ATLAS SLHC-Tracker Module subject to design - indicative numbers) 0 ASIC's, thickness matters 300µm assumed)



Id ATLAS Barrel Module 2 ASIC's of 300µm thickness



Module Short Strip (Low Radius)	Rad len (%)	Mass (gm)
Silicon sensors w/thermal adhesive	0.69	14.35
Baseboard w/AIN facings	0.30	10.40
ASIC's w/conductive adhesive and w-bonds	0.19	4.08
Hybrid w/passive compo's	0.77	25.26
Hybrid-facing thermal adhesive	0.00	0.11
Total	1.95	54
Madala Lang Stain (III at Dadias)	Rad len	Mass
Module Long Strip (High Radius)	(%)	(gm)
Silicon sensors w/thermal adhesive	0.69	14.35
Baseboard w/AIN facings	0.20	6.71
ASIC's w/conductive adhesive and w-bonds	0.05	1.02
Hybrid w/passive compo's	0.31	10.10
Hybrid-facing thermal adhesive	0.00	0.05
Total	1.24	32

Table 1

Radiation lengths and weights estimated for the SCT barrel module

Component	Radiation length [%Xo]	Weight [gr]	Fraction [%]
Silicon sensors and adhesives	0.612	10.9	44
Baseboard and BeO facings	0.194	6.7	27
ASIC's and adhesives	0.063	1.0	4
Cu/Polyimide/CC hybrid	0.221	4.7	19
Surface mount components	0.076	1.6	6
Total	1.17	24.9	100

## SLHC Hybrid Realisation

(Already done away with fan-ins by adopting direct bonding and reduced traces to minimum compatible with ASIC dimensions)



### Direct Processing of Hybrid Circuit on Silicon Sensor (3D Integration Technology)



/ via f <mark>ill</mark> (FV3)
prices and
/ via fil <mark>l</mark> (FV2)
/ via fil <mark>l</mark> (FV1)
e) 5–15µm

Si base

Does away with need for hybrid substrate and thick-film processing. Prototyping for ATLAS underway with Acreo (Sweden)

### **Ultimate Interconnection: Vertical Integration**

deal solution for reducing material and easing assembly in pixel letector system and attractive for aspects of rest of tracker array f affordable

- This has been a "dream" for many years
- More complex detectors, low mass
- Liberate us from bump/wire bonding



### **HCb Flavour Physics at High Luminosit**



Complementary to ATLAS / CMS direct searches New particles are discovered

- LHCb measure flavour couplings through loop diagrams, understand nature of new physics
- No new particles are found
- LHCb probe NP at multi-TeV energy scale,
- Like in the past (e.g. top mass prediction) loop processes allow discoveries beyond direct production limits
- Requires high precision = high luminosity

# **LHCb** Physics Programme

### Limited by Detector

# But **NOT** Limited by LHC

- Upgrade to extend Physics reach
  - Read out full detector at 40MHZ
  - Displaced vertex triggering at first level in CPU farm
- Timescale, 2013-2014
- First LHC upgrade period
- Modest cost compared with
- existing accelerator infrastructure

Independent of LHC upgrade •SLHC not needed •But compatible with SLHC phase

### LHCb Trigger System

- Existing 1<sup>st</sup> Level Trigger 1MHz readout •Veto on multiple interactions
- •Existing Trigger based on:
  - High p<sub>T</sub> Muons
    Calorimeter
    Clusters

Require Displaced Vertex Trigger At 1<sup>st</sup> level Current 1<sup>st</sup> Level Trigger Performance



### **Radiation Hard Vertex Locator**



Active Silicon only 8mm from LHC beam In vacuum

Upgrade Requires high radiation tolerant device >10<sup>15</sup> 1 MeV neutron<sub>eq</sub> /cm<sup>2</sup> per year

n-on-p strip detectors Enhanced version of 1<sup>st</sup> generation VELO 40MHz readout chip being specified

X



60 mrad

15 mr



1 m

### Conclusions

- The upgrade programme for the LHC poses severe challenges for the tracking detectors
- Issues of radiation tolerance can probably be solved for all but the most innermost vertexing layer (which may need to be replaceable)
- Issues of granularity requirements increase dramatically the channel count and this leads to many of the biggest problems
- Powering, cooling and services are likely to represent some of the most difficult areas to address
- Limitations of working within an existing detector compound many of these issues
  - New technologies are being investigated for sensors, electronics and electronics integration, data transmission, control systems, power distribution, cooling, mechanical support and engineering, data acquisition, triggering and data handling
  - Costs of adopting advanced solutions also need to be addressed
- Nevertheless, a huge amount has already been achieved.