

Tracker Upgrades for Super-LHC

Phil Allport

19/10/08

- **Introduction**
- **Current ATLAS and CMS Trackers**
- **Upgrade Layout and Occupancy**
- **Upgrade Radiation Issues**
- **Mechanics, Services and Material**
- **Conclusions**


Thanks due to Jordan Nash, Geoff Hall and Mark Raymond of CMS, Chris Parkes and Themis Bowcock of LHCb and numerous colleagues in ATLAS and RD50

Introduction

To keep ATLAS or CMS running beyond ~ 10 years the trackers will have to go.
(Current trackers designed to survive up to $700 \text{ fb}^{-1} \approx 10 \text{ Mrad}$ in strip detectors)

For the luminosity-upgrade the new trackers will have to cope with:




- much higher integrated doses
(need to plan for 6000 fb^{-1})
- much higher occupancy levels
(up to 400 collisions per BCO)
- Installation inside an existing 4π experiment
- Budgets are likely to be such that replacement trackers, while needing higher performance to cope with the extreme environment, cannot cost more than the ones they replace



To install a new tracker in 2017, major R&D effort already required.


(Note the ATLAS Tracker TDR April 1997; CMS Tracker TDR April 1998)

CMS: The Compact Muon Solenoid




Total weight: 12,500 t
Overall diameter: 15 m
Overall length 21.6 m
Magnetic field 4 T

15,148 modules making $\sim 210\text{m}^2$ of silicon microstrips



CMS Tracker Installation




First Higgs Seen at LHC





Cornell University


PSDS

Dr Freya Blekman, Laboratory for Elementary Particle Physics



ATLAS Installation







ATLAS SCT

(61m² of silicon microstrips)

Sept. 2005: outer layer in thermal enclosure




Single cylinder tests



Dec. 2006: inner layer insertion



LHC Luminosity Upgrade Plans



Normal Ramp



Year	Peak Lumi (x 10 ³⁴)	Annual Integrated (fb ⁻¹)	Total Integrated (fb ⁻¹)
2009	0.1	6	6
2010	0.2	12	18
2011	0.5	30	48
2012	1	60	108
2013	1.5	90	198
2014	2	120	318
2015	2.5	150	468
2016	3	180	648
2017	3	0	648
2018	5	300	948
2019	8	420	1428
2020	10	540	2028
2021	10	600	2628
2022	10	600	3228
2023	10	600	3828
2024	10	600	4428
2025	10	600	5028

Note that the table assumes L=60 fb⁻¹ at 1 × 10³⁴ cm⁻²s⁻¹ but if machine works well we could get L=100 fb⁻¹/year at 1 × 10³⁴ cm⁻²s⁻¹ in 2012

CMS Planning for Upgrade Project


- The SLHC planning assumption
 - Phase I to 2×10^{34} around 2013
 - Phase II to 10^{35} incrementally from ~2017
- Developing and building a new tracker (for Phase II) requires ~10 years
 - 5 years R&D
 - 2 years Qualification
 - 3 years Construction
 - 6 months Installation and Ready for Commissioning
- NB – even this is aggressive
 - System design and attention to QA are important considerations from a very early stage
 - Cost was a driver for LHC detectors from day one

CMS Planning for Upgrade Project



ATLAS Planning for Upgrade Project

After collaboration meetings and workshops at Genoa, Liverpool and Valencia, the ATLAS Collaboration has defined a programme for the Luminosity Upgraded LHC.




Milestones

- Project TDR: June 2011
- Project start: January 2012
- LP-SPL commissioning: mid-2015
- PS2 commissioning: mid-2016
- SPS commissioning: May 2017
- **Beam for physics: July 2017**

ATLAS Upgrade Organisation

- Executive bodies
- Advisory role
- Reports to
- Major discussions
- - - Discussions



Upgrade PO


ATLAS has defined an overall management structure for the Upgrade programme with an Upgrade Steering Group answering directly to the ATLAS Executive Board and sitting at the same level as ATLAS Technical Coordination. Below this sits the Upgrade Project Office with individual research and development programmes reporting to it.

LAr Calorimeter

Dose rates after 10 years of running and 30 days of cooling.

Requirements to reuse much of ATLAS (including services) and the levels of activation anticipated, greatly complicated upgrade tracker installation

(Existing tracker cables only rated to 500V but replacement would require dismantling of significant parts of the muon system)



● 58 $\mu\text{Sv/h}$:

	Pixels	SCT	TRT	LAr	VI
Pixels	37	8	4	8	1
Neut. act.:	29%	42%	29%	23%	0%
Services:	78%	86%	64%		


● 73 $\mu\text{Sv/h}$:

	Pixels	SCT	TRT	LAr	VI
Pixels	51	8	3	8	3
Neut. act.:	18%	41%	30%	25%	0%
Services:	59%	84%	63%		

● 144 $\mu\text{Sv/h}$:

	Pixels	SCT	TRT	LAr	VI
Pixels	118	9	3	8	6
Neut. act.:	4%	41%	30%	25%	0%
Services:	9%	82%	62%		



CMS Silicon Tracker Largest Ever Built




Current CMS Tracker System

- Two main sub-systems: Silicon Strip Tracker and Pixels
 - pixels quickly removable for beam-pipe bake-out or replacement


Microstrip tracker	Pixels
~210 m ² of silicon, 9.3M channels	~1 m ² of silicon, 66M channels
73k APV25s, 38k optical links, 440 FEDs	16k ROCs, 2k olinks, 40 FEDs
27 module types	8 module types
~34kW	~3.6kW (post-rad)



Current ATLAS Inner Tracker Layout



Pixels: 1.8 m², ~80M channels
SCT: 61 m², ~6.3M channels
TRT straws: ~400k channels



Mean Occupancy in Innermost Layer of Current SCT

Pixels (50 μm × 400 μm): 3 barrels, 2×3 disks

Pattern recognition in high occupancy region

Impact parameter resolution (in 3d)

Radiation hard technology: n⁺-in-n Silicon technology, operated at -6°C

Strips (80 μm × 12 cm) (small stereo angle): "SCT" 4 barrels, 2×9 disks

Pattern recognition

Momentum resolution

Strips in n-type silicon, operated at -7°C

TRT 4mm diameter straw drift tubes: barrel + wheels


Additional pattern recognition by having many hits (~36)

Standalone electron id. from transition radiation

5cm < r < 15cm


30cm < r < 51cm

55cm < r < 105cm




Current SCT ATLAS Module Designs


ATLAS Tracker Based on Barrel and Disc Supports



Effectively two styles of double-sided modules (2×6 cm long)








Barrel Modules
(Hybrid bridge above sensors)



Forward Modules
(Hybrid at module end)





ATLAS Tracker Upgrade Module Concept



Double-sided Module Option


- Chip size 0.3mm x 7.5mm x 7.2mm
- Width of Hybrid 25mm

Y. Unno
(KEK)








0.055x128=7.040
0.0745x128=9.536

A-detail
Scale 2/1



Chip 7.5x7.2
Sensor 97.54x97.54
HB 25x107.5
BB 72x126
20071227
T.Kohriki


ATLAS Tracker Upgrade Layout



ATLAS SLHC Tracker Layout Simulation





Strawman-08 4+3+2

Pixel Tracker Layers:	r = 3–5cm, 12cm, 18cm, 27cm	z = ±40cm
Short Strip (2.4 cm) μ-strips (stereo layers):	r = 38cm, 49cm, 60cm	z = ±120cm
Long Strip (9.6 cm) μ-strips (stereo layers):	r = 75cm, 95cm	z = ±120cm




- 2.6% Only LO MC (Pythia) . May need to include ×2 safety factor?
- 1.8% Occupancy estimates already worryingly high...
- 1.0%

Short and Long Strip Occupancy (400/BCO)



Material target is for 3 layer inner barrel to match current 4 layer SCT






Including disks this leads to:
Pixels: 5-10 m², ~500,000,000 channels
Short strips: 60 m², ~30,000,000 channels
Long strips: 100 m², ~15,000,000 channels

ATLAS Radiation Fluence Simulation

FLUKA2006 Monte Carlo used to set detector radiation hardness requirements and define moderator design


Also to achieve full luminosity, additional magnets may need to be placed within the experiment.



Implications studied for radiation field could be $\times 2$ without extra moderator

A major requirement for progress is cross-checking with dose measurements once the LHC starts, and then retuning the models

Strip length and segmentation determined by occupancy < 2%




Mix of neutrons, protons, pions depending on radius R



Long and short strips damage largely due to neutrons

Pixels damage due to neutrons and pions


ATLAS Microstrip Sensor Radiation Studie



New trackers required to survive **6000fb⁻¹**
 ie short strip detectors to withstand
 $9 \times 10^{14} n_{eq}/cm^2$ (50% neutrons) at **500V**
 With **750e⁻** noise, \rightarrow expect **S/N \approx 12-15**




Minimum Ionising Particle (m.i.p.)
Charge Collection Efficiency
CCE (V) Planar p-type Hamamatsu
Doses to 10¹⁵n_{eq}/cm²
(Ljubljana reactor neutrons)




m.i.p. CCE at 500V for
planar p-type miniature
sensors from different
manufacturers and irradiation
species, normalised by non-
ionising energy loss (NIEL)
doses up to 10¹⁶n_{eq}/cm²



ATLAS Microstrip Sensor Radiation Studies



p-in-n not useable above $\sim 5 \times 10^{14} \text{ n/cm}^2$
 n-in-n MCz slightly better than n-in-n FZ or n-in-p (either MCz or FZ)
 p-in-n FZ looks useable even to 10^{16} n/cm^2 or more




n.i.p. CCE (V) planar
 neutron irradiated p-type




m.i.p. CCE (V)
 Micron RD50
 planar P-type

140µm and 300µm thickness
 Doses up to $10^{16} \text{ n}_{eq}/\text{cm}^2$
 (Ljubljana reactor neutrons)



CCE (V) planar n-type and p-type Micron miniatures

after 10^{15} n/cm^2 (Ljubljana reactor neutrons) No advantage in signal(V) or I(V) in using thin sensors




Vertex Detectors at Current LHC

LHC vertex detectors all use n^+ implants in n^- bulk:



• Because of advantages after heavy irradiation from collecting electrons on n^+ implants, the detectors at the LHC (ATLAS and CMS Pixels and LHCb Vertex Locator) have all adopted the n^+ in n^- configuration for

doses of $5 - 10 \times 10^{14} n_{eq} cm^{-2}$

• Requires 2-sided lithography





ATLAS 100 million Pixels



LHCb Vertex Locator

Z(mm)=0-990




Motivations for P-type

Starting with a p⁻-type substrate offers the advantages of single-sided processing while keeping n⁺-side read-out:




- Processing Costs (~50% cheaper).
- Greater potential choice of suppliers.
- High fields always on the same side.
- Easy of handling during testing.
- No delicate back-side implanted structures to be considered in module design or mechanical assembly.

So far, capacitively coupled, polysilicon biased p-type devices fabricated to ATLAS provided mask designs by:


- Micron Semiconductor (UK) Ltd (existing ATLAS barrel: 6cm×6cm and RD50 miniatures: 1cm ×1cm),
- CNM Barcelona (RD50 miniatures: 1cm×1cm),
- ITC Trento (RD50 miniatures: 1cm×1cm)
- Hamamatsu Photonics HPK (1cm×1cm and 10cm×10cm Full ATLAS prototypes)







Microstrip Sensor Testing



- FZ BZ1-5 W08
- FZ BZ4-2 W08
- FZ BZ2-5 W08
- FZ BZ2-2 W04
- MCZ BZ4-5 W40
- MCZ BZ2-4 W40
- MCZ BZ2-4 W34



Upgrade PO



3 large area sensors have been delivered to and all 5120 strips capacitors tested to 100V
 → Total strip yield >99%

Each sensor has 4 rows for 1280 strips at 74.5μm pitch

3 different processing runs are ordered with p-spray only, p-implant only and both as n-strip isolation technologies

Interstrip resistance, capacitance and breakdown characteristics have been studied on miniature detectors representing 6 different detailed designs for the n-implant interstrip isolation

ATLAS Microstrip ASIC Design

Front-End	Optimised for short strip but power tuning capability for long strips	27mA/chip (tuneable) ✓ 750enc (2.5cm strips) Final S/N > 10 ✓
Back-End	Main change in DCL block to 80MHz	92-96mA/chip at 2.5V nominal
Powering	2 integrated shunt regulators schemes	Current limiting option to impose uniformity
Floor Plan	Width to allow direct bonding to sensors	7.5mm by 7.7mm
Data Buffering	Pipeline and derandomizer implemented	
Submission	June 2008 (IBM 0.25µm)	Just delivered, and diced chips due this week


ATLAS Pixel Upgrade Programme

- Design of a new Front-End chip (FE-I4) for smaller pixel dimensions
- B-layer replacement


→ an intermediate step towards the full upgrade.

Performance improvements for the detector
(issues more related to FE chip):

- Reduce radius → Improve radiation hardness planar , 3D sensors, diamond, gas, ...?)
- Reduce pixel cell size and architecture related dead time
(→ design **FE using 0.13 μm 8 metal CMOS**)
- Reduce material budget of the b-layer
(~3% X_0 → 2.0–2.5% X_0)
- increase the module live fraction
(→ increase chip size, > 12×14 mm²) .



**LBNL (2007) Pixel Array prototype.
21×40 Pixel cells. 0.13μm CMOS**






<i>Main Parameter</i>	<i>Value</i>	<i>Unit</i>
Pixel size	50 x 250	μm ²
Input	DC-coupled negative polarity	
Normal pixel input capacitance range	300÷500	fF
In-time threshold with 20ns gate	4000	e
Two-hit time resolution	400	ns
DC leakage current tolerance	100	nA
Single channel ENC sigma (400fF)	300	e
Tuned threshold dispersion	100	e
Analog supply current/pixel @400fF	10	μA
Radiation tolerance	200	MRad
Acquisition mode	Data driven with time stamp	
Time stamp precision	8	bits
Single chip data output rate	160	Mb/s

**FE-I4 (B-layer Replacement)
Specifications: main parameters**

3D Silicon Sensors

- Array of electrode columns passing through substrate
- Electrode spacing \ll wafer thickness (e.g. $30\mu\text{m}:300\mu\text{m}$)
- Benefits
 - $V_{\text{depletion}} \propto (\text{Electrode spacing})^2$
 - Collection time \propto Electrode spacing
 - Reduced charge sharing
- More complicated fabrication – micromachining
- Reduced efficiency in columns
- More columns per pixel increases capacitance






Radiation Hardness Comparison



Signal/2x In-time Threshold (from H. Sadrozinski Jun08 ATLAS talk):

Pixel S/N -> Signal/Threshold



Need to optimize FEE


Marginal performance for innermost Pixel Layer

With current FE threshold limitations, innermost pixels could need frequent replacement


Further possibilities? Gas (eg Gossip), others?

CMS Tracking at the Super-LHC

- **Pixel Upgrade: 3 layers (4 layer option) 3 disk in each endcap**
- Detector technology
 - Single sided **n-on-p sensors** (more rad-hard) instead of n-on-n (fallback)
 - Evaluating **3D sensors** industrialization for innermost **layer at 4 cm**.
- Readout Chip
 - Double buffer size (in 250 nm CMOS extra 0.8 mm needed for chip periphery)
 - Further gains possible with 130 nm CMOS but R&D needed
- Layout, mechanical assembly, and cooling (aim at material reduction of about a factor of 3 in barrel and 2 in forward)
 - CO₂ cooling (as in VELO for LHCb)
 - Low mass module construction and simplified thermal interfaces
 - Further material reduction to be achieved with on module digitization



Full LHC luminosity ~20 interactions/bx




SLHC luminosity ~300-400 interactions/bx

CMS Phase II – Tracking Trigger

- The trigger/DAQ system of CMS will require an upgrade to cope with the higher occupancies and data rates at SLHC
- **One of the key issues for CMS is the requirement to include some element of tracking in the Level 1 Trigger**
 - One example: There may not be enough rejection power using the muon and calorimeter triggers to handle the higher luminosity conditions at SLHC
- Adding tracking information at Level 1 gives the ability to adjust P_T thresholds
- Single electron trigger rate also suffers
 - *Isolation criteria are insufficient to reduce rate at $L = 10^{35} \text{ cm}^{-2} \cdot \text{s}^{-1}$*

Level 1 Trigger has no discrimination for $P_T > \sim 20 \text{ GeV}/c$




CMS Triggering

CMS can't keep trigger rate at 100 kHz at SLHC without P_T information from tracker
major new feature for CMS tracker - ideas how to do it are still developing

current assumption is that there will probably be dedicated PT layers, providing prompt trigger information

i.e. different from more conventional, triggered pipeline chip, layers

several ideas for triggering layers summarised here



one possible
"strawman" layout

X section through one
quarter of tracker

Triggering Possible Approaches


Stacked tracking

correlate hits from tracks in closely spaced layers
 high PT track passes through pixels directly above each other
 needs separate chip to perform correlation


Cluster width discrimination

high PT track -> narrow cluster width


basic concepts clear but need to understand issues associated with practical implementations (e.g. power, construction, cost, ...)




Stacked Tracking for CMS at Super-LHC, *J. Jones et al*, 12th LHC Workshop, 2006



Track momentum discrimination using cluster width in Si strip sensors, *G. Barbagli, F. Palla, G. Parrini*, TWEPP07



Possible P_T Module for Inner Layer



2 layer stacked tracking approach

80 mm x 25.6 mm sensors segmented into 2.5 mm x 100 μm pixels tiled with readout chips – could be wire bonded for easy prototyping

Readout chip ideas

each chip deals with 2 x 128 channel columns
use cluster width discrimination to reduce data volume

Correlator

**compares hit pattern and address from both layers
if match then shift result off-detector**

Data volumes

need to transmit all correlated hit patterns every BX
predicted occupancy + reduction from correlation
=> 1 link can serve 2 PT modules


Link power

need ~ 3000 PT modules for 3m length cylinder, $r=25\text{cm}$
so 1500 links (@2.56 Gbps) => **3 kW @ 2W / link**

Readout power


50 μW / pixel (extrapolate from current pixels)
=> **2.4 kW** for 8192 x 2 x 3000 channels

=> this will not be a low power layer









Pt - Trigger for TOB Layers

R Horisberger*
W Erdmann




* <http://indico.cern.ch/getFile.py/access?contribId=3&sessionId=0&resId=0&materialId=0&confId=36580>

Material in Existing Trackers: ATLAS




Material in Existing Trackers: CMS

Material Budget Tracker



Pion track finding efficiency vs η




- Reducing power would be beneficial
can routing improve?
- Present power requirements
inner microstrips: 400 W.m^{-2}
pixels: $\sim 2700 \text{ W.m}^{-2}$ (pre-rad)

CMS Tracker Services

Major constraint on upgraded system

- Complex, congested routes
- Heat load of cables must be removed
- $P_{\text{cable}} = R_{\text{cable}} (P_{\text{FE}}/V_s)^2$
- Cable voltage drops exceed ASIC supply voltages
 - limited tolerance to voltage excursions

Installation of services was one of the most difficult jobs to complete CMS



It will probably be impossible to replace cables and cooling for SLHC

$$P_{\text{FE}} \approx 33\text{kW} \quad I=15,500\text{A} \quad P_s = 300\text{kVA}$$


Powering Schemes to Reduce Number of Cables

$V_{ABC-N} = 2.5 \text{ V}$; $I_{Hybrid} = 2.4 \text{ A}$; 20 hybrids. **Low V + High I \rightarrow I^2R losses in cables**
(Want power transmission at High V + Low I)

Serial Powering: $n=20$; $I_H = I_{PS} = 2.4 \text{ A}$; $V_{PS} = nV_{ABC-N} = 50 \text{ V}$

Also saves factor ~ 8 in power cables/length over SCT

Need detailed studies of failure modes and recovery



DC-DC Conversion : $n=20$; $g=20$; $I_{PS} = n/g I_H = 2.4 \text{ A}$; $V_{PS} = gV_{ABC-N} = 50 \text{ V}$
parallel powering also saves factor ~ 8 in power cables as for Serial Powering

Issues with switched capacitors (noise?) and need for custom design to get large g
(Independent powering with DC-DC costs too many cables)

ATLAS Serial Powering Results




Figure 39. Six module (5 sensors; 6 hybrids) stave with serial powering built in the UK. Another version stave was built at LBNL.

All studies using serial powering and multi-drop LVDS now give results consistent with individual hybrid/module powering








Figure 40. Ceramic hybrid (LBNL) with six ABCD Chips and Serial Powering Circuitry.



6 SCT module noise studies



$$4 \text{ V} \times 30 \text{ hybrids} = 120 \text{ V} \text{ (0.8 A)}$$




30 Hybrid LBL Test Stave

Module Stave Comparison of Common and separated HV





Material Needed to get Heat to Cooling


(FEA with coolant to tube wall heat transfer and silicon self-heating effects)



Impact of Hybrid Material on Current Silicon Tracker



Upgrade Silicon Strip Tracker Region Only: Barrels and Discs




Hybrids


Hybrids area per module $\times 2$ at SLHC becoming half of overall module mater

Double-sided Module Material Estimates

New ATLAS SLHC-Tracker Module
 (subject to design - indicative numbers)
 10 ASIC's, thickness matters
 (300µm assumed)



Old ATLAS Barrel Module
 2 ASIC's of 300µm thickness



Module Short Strip (Low Radius)	Rad len (%)	Mass (gm)
Silicon sensors w/thermal adhesive	0.69	14.35
Baseboard w/AlN facings	0.30	10.40
ASIC's w/conductive adhesive and w-bonds	0.19	4.08
Hybrid w/passive compo's	0.77	25.26
Hybrid-facing thermal adhesive	0.00	0.11
Total	1.95	54

Module Long Strip (High Radius)	Rad len (%)	Mass (gm)
Silicon sensors w/thermal adhesive	0.69	14.35
Baseboard w/AlN facings	0.20	6.71
ASIC's w/conductive adhesive and w-bonds	0.05	1.02
Hybrid w/passive compo's	0.31	10.10
Hybrid-facing thermal adhesive	0.00	0.05
Total	1.24	32


Table 1

Radiation lengths and weights estimated for the SCT barrel module

Component	Radiation length [%X ₀]	Weight [gr]	Fraction [%]
Silicon sensors and adhesives	0.612	10.9	44
Baseboard and BeO facings	0.194	6.7	27
ASIC's and adhesives	0.063	1.0	4
Cu/Polyimide/CC hybrid	0.221	4.7	19
Surface mount components	0.076	1.6	6
Total	1.17	24.9	100

SLHC Hybrid Realisation

(Already done away with fan-ins by adopting direct bonding and reduced traces to minimum compatible with ASIC dimensions)



Hybrid construction is of 50 μ m dielectrics (Kapton) using 18 μ m Cu. Typically 100 μ m track & gap With 375 μ m via lands.

Layer Stack order (top – down):

- 1) Top Layer
- 2) Inner1 Layer
- 3) Power
- 4) Ground


Hybrid Dimensions: 24mm x 147mm

Split or Single Ground plane for both Analogue and Digital Power supplies

Direct Processing of Hybrid Circuit on Silicon Sensor (3D Integration Technology)



Upgrade P




**Does away with need for hybrid substrate and thick-film processing.
Prototyping for ATLAS underway with Acreo (Sweden)**


Ultimate Interconnection: Vertical Integration

• Ideal solution for reducing material and easing assembly in pixel detector system and attractive for aspects of rest of tracker array
• Affordable

- This has been a “dream” for many years
- More complex detectors, low mass
- Liberate us from bump/wire bonding



LHCb Flavour Physics at High Luminosity



Complementary to ATLAS / CMS direct searches

New particles are discovered

- LHCb measure flavour couplings through loop diagrams, understand nature of new physics

No new particles are found

- LHCb probe NP at multi-TeV energy scale,
- Like in the past (e.g. top mass prediction) loop processes allow discoveries beyond direct production limits

Requires high precision = high luminosity



Physics Programme

Limited by Detector

But **NOT** Limited by LHC

Upgrade to extend Physics reach

- Read out full detector at 40MHZ
- Displaced vertex triggering at first level in CPU farm

Timescale, 2013-2014

- First LHC upgrade period

Modest cost compared with

existing accelerator infrastructure

- Independent of LHC upgrade
- SLHC not needed
- But compatible with SLHC phase

LHCb Trigger System

Existing 1st Level
Trigger 1MHz readout


- Veto on multiple interactions

- Existing Trigger based on:

- High p_T Muons
- Calorimeter Clusters

Require Displaced Vertex Trigger At 1st level


Current 1st Level Trigger Performance




Events with muons
– trigger efficient

Events with hadrons
– need improved trigger

Radiation Hard Vertex Locator



Active Silicon only
8mm from LHC beam
In vacuum




Upgrade Requires high radiation tolerant device

$>10^{15}$ 1 MeV neutron_{eq} /cm² per year

n-on-p strip detectors

Enhanced version of 1st generation VELO

40MHz readout chip being specified



Conclusions

- **The upgrade programme for the LHC poses severe challenges for the tracking detectors**
- **Issues of radiation tolerance can probably be solved for all but the most innermost vertexing layer (which may need to be replaceable)**
- **Issues of granularity requirements increase dramatically the channel count and this leads to many of the biggest problems**
- **Powering, cooling and services are likely to represent some of the most difficult areas to address**
- **Limitations of working within an existing detector compound many of these issues**
- **New technologies are being investigated for sensors, electronics and electronics integration, data transmission, control systems, power distribution, cooling, mechanical support and engineering, data acquisition, triggering and data handling**
- **Costs of adopting advanced solutions also need to be addressed**
- **Nevertheless, a huge amount has already been achieved.**